This image shows the complete design of the fault handling logic with the catch all branch.